Logo
Explore Help
Register Sign In
Dusk/WeirdUtils
Watch 1
Star 0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases 1 Wiki Activity
Files
99b4c8b2d0520e4cea8c494063564ba4b334eae0
WeirdUtils/src/bench
T
History
MarcelineVQ 99b4c8b2d0 bone_sse: f32 findInterpIdx t division, non-inline sections with quota — 3697 cycles (-6%)
2026-03-16 14:12:53 -07:00
..
main.zig
bone_sse: f32 findInterpIdx t division, non-inline sections with quota — 3697 cycles (-6%)
2026-03-16 14:12:53 -07:00
originals.zig
bench: add original x87 bytes for 22 silicon module functions
2026-03-15 11:26:38 -07:00
wow_rdata.bin
bench: map WoW PE sections for full-fidelity benchmarking, add silicon SSE
2026-03-15 12:04:02 -07:00
wow_text.bin
bench: map WoW PE sections for full-fidelity benchmarking, add silicon SSE
2026-03-15 12:04:02 -07:00
Powered by Gitea Version: 1.27.3 Page: 33ms Template: 2ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API